

Modely konkurentných systémov

Formálne metódy tvorby softvéru

Damas Gruska

Katedra aplikovanej informatiky, I20, gruska@fmph.uniba.sk

Prednáška 12.

Dané Act a procesové premenné X, Y, Z, \dots

Množina CCS termov:

$P ::=$	Nil	prázdny proces
	X	procesová premenná
	$x.P$	$x \in Act$ operácia prefixu
	$P + Q$	nedeterministický výber P alebo Q
	$P Q$	paralelná kompozícia
	$P \setminus L$	reštrikcia $L \subseteq A$
	$P[f]$	premenovanie funkciou $f : A \rightarrow A$
	$\mu X P$	rekurzia X je procesová premenná

Premonovávacia funkcia: $f : Act \rightarrow Act$ taká, že
 $f(\bar{a}) = \overline{f(a)}, f(\tau) = \tau.$

CCS, operačná sémantika

$$\frac{}{x.P \xrightarrow{x} P}$$

$$\frac{P \xrightarrow{x} P'}{P + Q \xrightarrow{x} P', Q + P \xrightarrow{x} P'}$$

$$\frac{P \xrightarrow{u} P'}{P \mid Q \xrightarrow{u} P' \mid Q, Q \mid P \xrightarrow{u} Q \mid P'}$$

$$\frac{P \xrightarrow{a} P', Q \xrightarrow{\bar{a}} Q'}{P \mid Q \xrightarrow{\tau} P' \mid Q'}$$

$$\frac{P \xrightarrow{x} P'}{P \setminus L \xrightarrow{x} P' \setminus L}, (x, \bar{x} \notin L)$$

$$\frac{P \xrightarrow{x} P'}{P[f] \xrightarrow{f(x)} P'[f]}$$

$$\frac{P[\mu X P / X] \xrightarrow{x} P'}{\mu X P \xrightarrow{x} P'}$$

Bisimulácia

Dva procesy sa správajú **rovnako**, ak to, čo vie urobiť jeden vie urobiť aj druhý a výsledné procesy sa opäť správajú **rovnako**.

Definition

Binárna relácia $S \subseteq CCS \times CCS$ je (silná) bisimulácia, ak $(P, Q) \in S$ implikuje

- 1) ak $P \xrightarrow{x} P'$ tak existuje Q' také, že $Q \xrightarrow{x} Q'$ a platí $(P', Q') \in S$
- 2) ak $Q \xrightarrow{x} Q'$ tak existuje P' také, že $P \xrightarrow{x} P'$ a platí $(P', Q') \in S$

Slabá bisimulácia

Definition

Binárna relácia $S \subseteq CCS \times CCS$ je slabá bisimulácia, ak $(P, Q) \in S$ implikuje pre každé $x \in Act$

- 1) ak $P \xrightarrow{x} P'$ tak existuje Q' také, že $Q \hat{\Rightarrow} Q'$ a platí $(P', Q') \in S$
- 2) ak $Q \xrightarrow{x} Q'$ tak existuje P' také, že $P \hat{\Rightarrow} P'$ a platí $(P', Q') \in S$

Stopová ekvivalencia

Dva procesy sú stopovo ekvivalentné (\sim_{trace}) ak majú rovnaké stopy (stopa/trace procesu je postupnosť akcií, ktorú vie vykonať).

$$Tr(P) = \{s | s \in Act^* \text{ také, že } P \xrightarrow{s}\}$$


$$Tr(Nil) = \{\epsilon\}$$

$$Tr(a.(.b.Nil + c.Nil)) = \{\epsilon, a, ab, ac\}$$

Definition


$$P \sim_{trace} Q \text{ iff } Tr(P) = Tr(Q)$$

Iné ekvivalencie





Iné ekvivalencie

Petriho siete




Časové automaty





Name	Model Checking			Equivalence checking		GUI		Availability			
	Plain, Probabilistic, Stochastic, ...	Modelling language	Properties language	Supported equivalences	Counter example generation	GUI	Graphical Specification	Counter example visualization	Software license	Programming language used	Platform / OS
APMC [†]	Approximate Probabilistic	Reactive modules	PCTL, PLTL		No	Yes	No	No	FUSC	C	Unix & related
ARC [†]	Plain	AltaRica	μ -calculus CTL*		Yes	Yes	No	No	FUSC	ANSI C	Unix & related
BANDERA [†]	Code analysis	Java	CTL, LTL		Yes	Yes	Yes	Yes	Free	Java	Windows and Unix related
BLAST	Code analysis	C	Monitor automata		Yes	No	No	No	Free	OCaml	Windows and Unix related
CADENCE SMV [†]	Plain	Cadence SMV, SMV, Verilog	CTL, LTL		Yes	Yes	No	No	FUSC	?	Windows and Unix related
CADP	Probabilistic	LOTOS, FSP, LOTOS NT	AFMC	SB, WB, BB, OE, STE, WTE, SE, tau*E	Yes	Yes	Yes	Yes	FUSC	?	MacOS, Linux, Solaris, Windows
CBMC [†]	Code analysis	C, C++	Assertions		Yes	Yes	No	No	Free	C++	Windows and Unix related
CPAchecker [†]	Code analyses	C	Monitor automata		Yes	Yes	No	Yes	Free	Java	Any
CWB-NC [†]	Plain and Timed	CCS, CSP, LOTOS, TCCS	AFMC, CTL, GCTL	SB, WB, me, ME	Yes	Yes	No	No	FUSC	SML	Windows and Unix related, MacOS
DBRover [†]	Timed	Ada, C, C++, Java, VHDL, Verilog	LTL, MTL		No	Yes	Yes	Yes	Non-freeCommercial use only	?	Windows and Unix related
DiVinE Tool [†]	Plain	DVE input language, C/C++ (via LLVM bitcode), Timed automata	LTL		Yes	Yes	No	Yes	Free	C/C++	Unix, Windows
DREAM	Real-time	C++, Timed automata	Monitor automata		Yes	No	No	No	Free	C++	Windows and Unix related
Edinburgh CWB [†]	Plain	CCS, TCCS, SCCTS	μ -calculus	SB, WB, BB, me, ME, OE	Yes	No	No	No	FUSC	SML	Windows and Unix related
EmbeddedValidator [†]	Hybrid	Simulink/Stateflow/TargetLink/C	Monitor automata		Yes	Yes	Yes	Yes	Non-freeCommercial use only	?	Windows
Expander2 [†]	Hybrid		AFMC, CTL	SB, OE	No	Yes	No	No	Free	O'Haskell	Unix related
Fo2Tools [†]	Plain	FC2	?	SB, WB, BB	Yes	No	Yes	Yes	Free	?	Unix related
GEAR [†]	Plain	?	AFMC, CTL, μ -calculus		Yes	Yes	Yes	Yes	Free	Java	Windows and Unix related
ImProve [†]	Plain	Haskell	Assertions		Yes	No	No	No	Free	Haskell	Linux, Windows, Mac OS
Java Pathfinder	Plain and timed	Java	unknown		No	Yes	No	No	NOSA	Java	MacOS, Windows, Linux
LLBMC [†]	Code analysis	C (, C++, all languages supported by LLVM)	Assertions		Yes	No	No	No	FUSC	C++	Windows and Unix related
LTSA [†]	Plain	FSP	LTL		Yes	Yes	No	Yes	Free	Java	Windows and Unix related
LTSMin [†]	Plain, Real-time	Promela, μ CRL, mCRL2, DVE Input Language	μ -calculus, LTL, CTL*	SB, BB	Yes	No	No	No	Free	C, C++	Unix, Mac OS, Windows
MCMAS [†]	Plain, Epistemic	ISPL	CTL, CTLK		Yes	Yes	No	Yes	Free	C++	Unix, Windows, Mac OS
mCRL2	Plain, Real-time	mCRL2	mCRL2 mu-calculus	SB, BB, t*E, STE, WTE	Yes	Yes	No	Yes	Free	C++	MacOS, Linux, Solaris, Windows
MRCM	Real-time, Probabilistic	Plain MC	CSL, CSRL, PCTL, PRCTL	SB	No	No	No	No	Free	C	Windows, Linux, Mac OS
NuSMV	Plain	SMV	CTL, LTL, PSL		Yes	No	No	No	Free	C	Unix, Windows, Mac OS
ompca, OpenMP C Analysis [†]	software symbolic simulation with API control	C/C++ programs with OpenMP directives	logic predicates or flexible procedures through API		Yes	Yes	No	Yes	Free	C, C++	Ubuntu Linux, Windows version available soon
PAT	Plain, Real-time, Probabilistic	CSP#, Timed CSP, Probabilistic CSP	LTL, Assertions		Yes	Yes	Yes	Yes	Free	C#	Windows, other OS with Mono
PRISM	Probabilistic	PEPA, PRISM language, Plain MC	CSL, PLTL, PCTL		No	Yes	No	No	Free	C++, Java	Windows, Linux, MacOS
Reaxis Tester [†]	Hybrid	Simulink/Stateflow	?		No	Yes	Yes	No	Non-freeCommercial use only	SML	Windows, Linux
RED [†]	dense-time, linear hybrid, fully symbolic	communicating timed automata (CTA), linear-hybrid automata (LHA)	TCTL with fairness assumptions, CTA with fairness assumptions	timed simulation, fair simulation	Yes	Yes	Yes	Yes	Free	C/C++	Ubuntu Linux
SATABS [†]	Code analysis	C, C++	Assertions		Yes	Yes	No	No	Free	C++	Windows and Unix related
SLMC [†]	Plain	μ -calculus	CCL		Yes	No	No	No	Free	OCAML	Windows and Unix related
SPIN	Plain	Promela	LTL		Yes	Yes	No	Yes	FUSC	C, C++	Windows and Unix related
Spot [†]	Plain	Petri nets, DVE Input Language	LTL, PSL subset		Yes	No	No	No	Free	C, C++	Unix & related
TAPAAL	Real-time	Timed-Arc Petri Nets, age invariants, inhibitor arcs, transport arcs	TCTL subset		No	Yes	Yes	Yes	Free	C++, Java	MacOS, Windows, Linux
TAPAs	Plain	CCSP	CTL, μ -calculus	SB, WB, BB, STE, WTE, me, ME, OE	Yes	Yes	Yes	Yes	Free	Java	Windows, MacOS and Unix related
UPPAAL	Real-time	Timed automata, C subset	TCTL subset		Yes	Yes	Yes	Yes	FUSC	C++, Java	MacOS, Windows, Linux
ROME0	Real-time	Time Petri Nets, stopwatch parametric Petri nets	TCTL subset		Yes	Yes	Yes	No	Free	C++, tcl/tk	MacOS, Windows, Linux
TLC	Plain	TLA+, PlusCal	TLA		Yes	Yes	Yes	No	Free	Java	Windows, Linux

LOTOS


Proces ako “black box” a jeho porty



PP1[a,b,c,d,e,f,g]




$\text{PP1[a,b,c,d,e,f,g]} \mid [\text{a,d,g}] \text{ PP2[a,b,c,d,e,f,g]}$



```

process Max3 [in1, in2, in3, out] :=
  hide mid in
    (Max2[in1, in2, mid]
     | [mid] |
     Max2[mid, in3, out]
     )
  where ...
endproc (* Max3 *)
  
```



NAME	SYNTAX
inaction	stop
action prefix	
- unobservable (internal)	i ; B
- observable	g; B
choice	B1 B2
parallel composition	
- general case	B1 [g₁, ..., g_n] B2
- pure interleaving	B1 B2
- full synchronization	B1 B2
hiding	hide g₁, ..., g_n in B
process instantiation	p [g₁, ..., g_n]
successful termination	exit
sequential composition (enabling)	B1 >> B2
disabling	B1 [> B2

$B \xrightarrow{x} B'$

G	denote the set of <i>user-definable</i> gates;
g, g_1, \dots, g_n	range over G ;
i	denote the unobservable action;
Act	denote the set $G \cup \{i\}$ of <i>user definable</i> actions;
μ	range over Act .
δ	be the successful termination action
G^+	be the set $G \cup \{\delta\}$ of observable actions
g^+	range over G^+
Act^+	be the set $Act \cup \{\delta\}$ of actions
μ^+	range over Act^+ .


 $\mu; B \xrightarrow{\mu} B$

 $B1 \xrightarrow{-\mu^+} B1'$
 $B2 \xrightarrow{-\mu^+} B2'$

implies
implies $B1 \parallel B2 \xrightarrow{-\mu^+} B1'$
 $B1 \parallel B2 \xrightarrow{-\mu^+} B2'$

a; b; c; **stop** $\neg a \rightarrow$ b; c; **stop**

a; b; c; **stop** $\neg a \rightarrow$ b; c; **stop**
implies
a; b; c; **stop** \parallel b; a; c; **stop** $\neg a \rightarrow$ b; c; **stop**



A simple, full-duplex buffer

```
process duplex-buffer [in-a, in-b, out-a, out-b] :=
    in-a; (in-b; ( out-a; out-b; stop
                  [] out-b; out-a; stop)
              [] out-a; in-b; out-b; stop)
    [] in-b; (in-a; ( out-a; out-b; stop
                      [] out-b; out-a; stop)
                  [] out-b; in-a; out-a; stop)
endproc
```

$B1 \parallel [g_1, \dots, g_n] \parallel B2$


$S = [g_1, \dots, g_n]$

$B1 -\mu \rightarrow B1'$ and $\mu \notin S$ *implies* $B1|S|B2 -\mu \rightarrow B1|S|B2$

$B2 -\mu \rightarrow B2'$ and $\mu \notin S$ *implies* $B1|S|B2 -\mu \rightarrow B1|S|B2'$

$B1 -g^+ \rightarrow B1'$ and $B2 -g^+ \rightarrow B2'$
and $g^+ \in S \cup \{\delta\}$ *implies* $B1|S|B2 - g^+ \rightarrow B1'|S|B2'$

'Max2[in1, in2, mid] [[mid]] Max2[mid, in3, out]'.



```
process reusable-simplex-buffer [in, out] :=  
    in; out; reusable-simplex-buffer [in, out]  
endproc
```

```
process same-simplex-buffer [in, out] :=  
    in; same-simplex-buffer [out, in]  
endproc
```


$B_1 - \mu \rightarrow B_1'$ *implies* $B_1 \gg B_2 - \mu \rightarrow B_1' \gg B_2$

$B_1 - \delta \rightarrow B_1'$ *implies* $B_1 \gg B_2 - i \rightarrow B_2$

$B_1 - \mu \rightarrow B_1'$ *implies* $B_1 [> B_2 - \mu \rightarrow B_1' [> B_2$

$B_1 - \delta \rightarrow B_1'$ *implies* $B_1 [> B_2 - \delta \rightarrow B_1'$

$B_2 - \mu^+ \rightarrow B_2'$ *implies* $B_1 [> B_2 - \mu^+ \rightarrow B_2'$



```
Process Max3-Spec [in1, in2, in3, out] :=  
    in1; ( in2, in3, out, stop  
            [] in3, in2, out, stop )  
    [] in2; ( in1, in3, out, stop  
            [] in3, in1, out, stop )  
    [] in3; ( in1, in2, out, stop  
            [] in2, in1, out, stop )  
endproc
```



Process Max3 [in1, in2, in3, out] :=

hide mid in

(Max2[in1, in2, mid] |[mid]| Max2[mid, in3, out])

where

```
process Max2 [a, b, c] :=  
    a; b; c; stop  
    []  
    b; a; c; stop  
endproc  
endproc
```



Specification Max3 [in1, in2, in3, out]:**noexit**

```
type natural is
    sorts nat
    opns zero: → nat
        succ: nat → nat
        largest: nat, nat → nat
    eqns ofsort nat
        forall x:nat
            largest(zero, x) = x
            largest(x, y) = largest(y, x)
            largest(succ(x), succ(y)) = succ(largest(x, y))
endtype (* natural *)
```

behaviour

```
hide mid in
    (Max2[in1, in2, mid] ||[mid]| Max2[mid, in3, out])
```

where


```
process Max2[a, b, c] : noexit :=
    a ?x:nat; b ?y:nat; c !largest(x,y); stop
    []
    b ?y:nat; a ?x:nat; c !largest(x,y); stop
endproc (*Max2*)
```

```
endspec (*Max3*)
```


CADP


- Formal specification languages
- Verification paradigms:
 - Model checking (modal μ -calculus)
 - Equivalence checking (bisimulations)
 - Visual checking (graph drawing)
- Verification techniques:
 - Reachability analysis
 - On-the-fly verification
 - Compositional verification
 - Distributed verification
 - Static analysis
- Other features:
 - Step-by-step simulation
 - Rapid prototyping
 - Test-case generation
 - Performance evaluation

TAPAS



TAPAS






Model Checking...


BillBen.tpj
Processes
Systems
Sys


Formulae			
Enable	Property Name	Formula	
<input checked="" type="checkbox"/>	Sys_specification	$(\langle play? \rangle [work!] \langle \tau \rangle true) \wedge (\langle work! \rangle [play?] \langle \tau \rangle true)$	
<input checked="" type="checkbox"/>	Prop1	[work!, play?] true	
<input checked="" type="checkbox"/>	Prop2	$\forall (true) \{ work!, play? \} \cup (\forall X \{ \tau \} \neg \exists X \{ * \} true)$	
<input checked="" type="checkbox"/>	Deadlock_Freedom	$\forall G \{ * \} \text{-->} true$	
<input checked="" type="checkbox"/>	Livelock_freedom	$\neg \exists F \{ * \} \forall G \{ * \} \langle \tau \rangle true$	


Sys			
Sys_specification	$(\langle play? \rangle [work!] \langle \tau \rangle true) \wedge (\langle work! \rangle [play?] \langle \tau \rangle true)$	Yes	0.0020 s
Prop1	[work!, play?] true	Yes	0.0 s
Prop2	$\forall (true) \{ work!, play? \} \cup (\forall X \{ \tau \} \neg \exists X \{ * \} true)$	Yes	0.0 s
Deadlock_Freedom	$\forall G \{ * \} \text{-->} true$	No	0.0010 s
Livelock_freedom	$\neg \exists F \{ * \} \forall G \{ * \} \langle \tau \rangle true$	Yes	0.0010 s

Open Check Reset Clear












```
Countdown -> start!.Countdown_5
Countdown_5 -> tick!.Countdown_4 + stop?.nil
Countdown_4 -> tick!.Countdown_3 + stop?.nil
Countdown_3 -> tick!.Countdown_2 + stop?.nil
Countdown_2 -> tick!.Countdown_1 + stop?.nil
Countdown_1 -> tick!.Countdown_0 + stop?.nil
Countdown_0 -> beep!.nil + stop?.nil
```



UPAALL

- Timed Automata
- Simulation
- Verification





C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help


Editor Simulator ConcreteSimulator Verifier


Project Declarations Door User System declarations


```
bool activated1, activated2;
urgent chan pushed1, pushed2;
urgent chan closed1, closed2;


Door1 = Door(activated1, pushed1, closed1, closed2);
Door2 = Door(activated2, pushed2, closed2, closed1);
User1 = User(activated1, pushed1);
User2 = User(activated2, pushed2);


system Door1, Door2, User1, User2;
```











C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query

```
A[] not (Door1.open and Door2.open)
```

Comment

```
Mutex: The two doors are never open at the same time.
```

Status

```
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
sat: Scenario
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
A[] not (Door1.open and Door2.open)
Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query

```
A[] (Door1.opening imply User1.w<=31) and
(Door2.opening imply User2.w<=31)
```

Comment

```
Bounded Liveness: A door will open within 31 seconds.
```

Status

```
Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
E<> Door1.open
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.
```



Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```



- Check
- Insert
- Remove
- Comments

Query

```
E<> Door2.open
```

Comment

Door 2 can open.

Status

```
Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
E<> Door1.open
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Query

```
A[] not deadlock
```

Comment

```
The system is deadlock-free.
```

Status

```
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.
A[] not deadlock
Verification/kernel/elapsed time used: 0,016s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 840KB / 24 684KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\train-gate.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier


Project


- Declarations
- Train
- Gate
- System declarations


```
/*
 * For more details about this example, see
 * "Automatic Verification of Real-Time Communicating Systems by Constraint Solving",
 * by Wang Yi, Paul Pettersson and Mats Daniels. In Proceedings of the 7th International
 * Conference on Formal Description Techniques, pages 223-238, North-Holland. 1994.
 */


const int N = 6;           // # trains
typedef int[0,N-1] id_t;


chan      appr[N], stop[N], leave[N];
urgent chan go[N];
```




















C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\train-gate.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
E<> Gate.Occ
E<> Train(0).Cross
E<> Train(1).Cross
E<> Train(0).Cross and Train(1).Stop
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)

A[] forall (i : id_t) forall (j : id_t) Train(i).Cross && Train(j).Cross imply i == j
A[] Gate.list[N] == 0

Train(0).Appr --> Train(0).Cross
```

Check
Insert
Remove
Comments

Query

```
E<> Train(0).Cross and Train(1).Stop
```

Comment

```
Train 0 can be crossing bridge while Train 1 is waiting to cross.
```

Status

```
Verification/kernel/elapsed time used: 0,016s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 840KB / 24 684KB.
Property is satisfied.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
E<> Gate.Occ
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 012KB / 24 992KB.
Property is satisfied.
E<> Train(0).Cross
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 032KB / 25 016KB.
Property is satisfied.
E<> Train(0).Cross and Train(1).Stop
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 044KB / 25 032KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\train-gate.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
E<> Gate.Occ
E<> Train(0).Cross
E<> Train(1).Cross
E<> Train(0).Cross and Train(1).Stop
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)

A[] forall (i : id_t) forall (j : id_t) Train(i).Cross && Train(j).Cross imply i == j
A[] Gate.list[N] == 0

Train(0).Appr --> Train(0).Cross
```

Check
Insert
Remove
Comments

Query

```
Train(0).Appr --> Train(0).Cross
```


Comment

```
Whenever a train approaches the bridge, it will eventually cross.
```

Status

```
Resident/virtual memory usage peaks: 6 012KB / 24 992KB.
Property is satisfied.
E<> Train(0).Cross
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 032KB / 25 016KB.
Property is satisfied.
E<> Train(0).Cross and Train(1).Stop
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 044KB / 25 032KB.
Property is satisfied.
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)
Verification/kernel/elapsed time used: 0,094s / 0,015s / 0,109s.
Resident/virtual memory usage peaks: 6 460KB / 25 736KB.
Property is satisfied.
Train(0).Appr --> Train(0).Cross
Verification/kernel/elapsed time used: 0,5s / 0,063s / 0,562s.
Resident/virtual memory usage peaks: 7 216KB / 27 192KB.
Property is satisfied.
```

TAPAAL



Select Mode: Click/drag to select objects; drag to move them

TAPAAL 2.0.0: New Petri net 1.xml

The screenshot shows the TAPAAL 2.0.0 application window. At the top, there's a toolbar with various icons for file operations, zooming, and navigation. The title bar says "TAPAAL 2.0.0: New Petri net 1.xml". Below the toolbar, a tab bar shows "New Petri net 1.xml".


Components Panel: On the left, a list of components is shown with "IntroExample" selected. There are buttons for "Edit", "Remove", and "Add".


Diagram Area: In the center, a Petri net diagram is displayed. It features a single initial place labeled "Start" with an incoming arrow and an outgoing arrow labeled "0.0".

Query Configuration:

- Query name:** Target Reachable
- Extra number of tokens:** 2
- Check Boundedness:** A button to check if the net is bounded.
- Help on the query options:** A link to get help on the current query settings.
- Query (click on the part of the query you want to change):** The query expression is EF IntroExample.Target=1.
- Quantification:**
 - (EF) There exists some reachable marking that satisfies:
 - (EG) There exists a trace on which every marking satisfies:
 - (AF) On all traces there is eventually a marking that satisfies:
 - (AG) All reachable markings satisfy:
- Logic:** Buttons for "and", "or", and "not".
- Predicates:** A list of predicates: IntroExample, P1, and 0. Buttons to "Add predicate to the query", "True", and "False".
- Editing:** Buttons for "Undo", "Redo", "Delete selection", "Reset query", and "Edit query".
- Search Strategy:** Radio buttons for "Heuristic Search", "Breadth First Search", "Depth First Search", and "Random Search".
- Trace Options:** Radio buttons for "Some encountered trace" and "No trace".
- Verification Method:**
 - Choose verification method: TAPAAL Engine (verifytappn)
 - Checkboxes for "Use Symmetry Reduction" (checked) and "Use Discrete Inclusion".
 - Buttons for "Select Inclusion Places" and "Export verifytappn XML".
- Buttons at the bottom:** Cancel, Save, Save and Verify, and Export verifytappn XML.

Drawing Mode: Click on a button to start adding components to the Editor





Animation Mode: Red transitions are enabled, click a transition to fire it

