

Modely konkurentných systémov

Formálne metódy tvorby softvéru

Damas Gruska

Katedra aplikovej informatiky, I20, gruska@fmph.uniba.sk

Prednáška 12.

Dané Act a procesové premenné X, Y, Z, \dots

Množina CCS termov:

$P ::= Nil$	prázdny proces
$ X$	procesová premenná
$ x.P$	$x \in Act$ operácia prefixu
$ P + Q$	nedeterministický výber P alebo Q
$ P Q$	paralelná kompozícia
$ P \setminus L$	reštrikcia $L \subseteq A$
$ P[f]$	premenovanie funkciou $f : A \rightarrow A$
$ \mu X P$	rekurzia X je procesová premenná

Premonovávacia funkcia: $f : Act \rightarrow Act$ taká, že
 $f(\bar{a}) = \overline{f(a)}, f(\tau) = \tau.$

CCS, operačná sémantika

$$\frac{}{x.P \xrightarrow{x} P}$$

$$\frac{P \xrightarrow{x} P'}{P + Q \xrightarrow{x} P', Q + P \xrightarrow{x} P'}$$

$$\frac{P \xrightarrow{u} P'}{P \mid Q \xrightarrow{u} P' \mid Q, Q \mid P \xrightarrow{u} Q \mid P'}$$

$$\frac{P \xrightarrow{a} P', Q \xrightarrow{\bar{a}} Q'}{P \mid Q \xrightarrow{\tau} P' \mid Q'}$$

$$\frac{P \xrightarrow{x} P'}{P \setminus L \xrightarrow{x} P' \setminus L}, (x, \bar{x} \notin L)$$

$$\frac{P \xrightarrow{x} P'}{P[f] \xrightarrow{f(x)} P'[f]}$$

$$\frac{P[\mu X P / X] \xrightarrow{x} P'}{\mu X P \xrightarrow{x} P'}$$

Bisimulácia

Dva procesy sa správajú **rovnako**, ak to, čo vie urobiť jeden vie urobiť aj druhý a výsledné procesy sa opäť správajú **rovnako**.

Definition

Binárna relácia $S \subseteq CCS \times CCS$ je (silná) bisimulácia, ak

$(P, Q) \in S$ implikuje

- 1) ak $P \xrightarrow{x} P'$ tak existuje Q' také, že $Q \xrightarrow{x} Q'$ a platí $(P', Q') \in S$
- 2) ak $Q \xrightarrow{x} Q'$ tak existuje P' také, že $P \xrightarrow{x} P'$ a platí $(P', Q') \in S$

Slabá bisimulácia

Definition

Binárna relácia $S \subseteq CCS \times CCS$ je slabá bisimulácia, ak
 $(P, Q) \in S$ implikuje pre každé $x \in Act$

- 1) ak $P \xrightarrow{x} P'$ tak existuje Q' také, že $Q \hat{\Rightarrow} Q'$ a platí $(P', Q') \in S$
- 2) ak $Q \xrightarrow{x} Q'$ tak existuje P' také, že $P \hat{\Rightarrow} P'$ a platí $(P', Q') \in S$

Stopová ekvivalencia

Dva procesy sú stopovo ekvivalentné (\sim_{trace}) ak majú rovnaké stopy (stopa/trace procesu je postupnosť akcií, ktorú vie vykonať).

$$Tr(P) = \{s | s \in Act^* \text{ také, že } P \xrightarrow{s}\}$$


$$Tr(Nil) = \{\epsilon\}$$

$$Tr(a.(.b.Nil + c.Nil)) = \{\epsilon, a, ab, ac\}$$

Definition


$$P \sim_{trace} Q \text{ iff } Tr(P) = Tr(Q)$$

Iné ekvivalencie





Iné ekvivalencie

Petriho siete




Časové automaty





Name	Model Checking				Equivalence checking				GUI		Availability			
	Probabilistic, Bounded	Approximate Probabilistic	Reactive	Provenance	Reactive	Counterexample generation	Guaranteed termination	Counterexample visualization	Software	Programming language	Platform			
AFMCB	Approximate Probabilistic		Reactive modules	PCTL, PLTL, probabilistic CTL*		Yes	Yes	No	No	RUSC	C	Unix & related		
ARC4P	Plain	Algebraic	Algebraic	probabilistic CTL*		Yes	Yes	No	No	RUSC	OCaml	Unix & related		
BANDERA	Code analysis		Java	CTL, LTL		Yes	Yes	Yes	Yes	Free	Java	Windows and Unix related		
BLAST	Code analysis		C	Monitor automata		Yes	No	No	No	Free	OCaml	Windows and Unix related		
CASCADE-SMVR	Plain	Cadence SMV, SMV, Verilog		CTL, LTL		Yes	Yes	No	No	RUSC	C	Windows and Unix related		
CADP	Probabilistic	LOTOS, FSP, LOTOS NT		AFMC	SB, WB, BB, DE, STE, WTE, DE, tte/T	Yes	Yes	Yes	Yes	RUSC	C	MacOS, Linux, Solaris, Windows		
CMC	Code analysis	C, C++		Assertions		Yes	Yes	No	No	Free	C++	Windows and Unix related		
CPatchetif	Code analysis	C		Monitor automata		Yes	Yes	No	Yes	Free	Java	Any		
CWB-NCL	Plain and Timed	CCS, CSP, LOTOS, TCCS		AFMC, CTL, PCTL	SB, WB, BB, DE, ME	Yes	Yes	No	No	RUSC	SML	Windows and Unix related, MacOS		
CBRiseN	Timed	Ada, C, C++, Java, VHDL, Verilog		LTL, MTL		Yes	Yes	Yes	Yes	Non-free	Commercial use only	C	Windows and Unix related	
DVME Toolkit	Plain	DVE input language, C/C++ (via LLVM backend), Timed automata		LTL		Yes	Yes	No	Yes	Free	C/C++	Unix, Windows		
DREAM	Real-time	C/C++, Timed automata		Monitor automata		Yes	No	No	No	Free	C++	Windows and Unix related		
Edinburgh DWEIR	Plain	CCS, TCCS, SCCS		μ-calculus	SB, WB, BB, ME, DE	Yes	No	No	No	RUSC	SML	Windows and Unix related		
EmbeddedVerification	Hybrid	Simulink/SimulationTarget, Java/C		Monitor automata		Yes	Yes	Yes	Yes	Non-free	Commercial use only	C	Windows	
Espanas2K	Hybrid			AFMC, CTL	SB, DE	Yes	Yes	No	No	Free	OCaml	Unix related		
FSTools	Plain	FCS			SB, WB, BB	Yes	No	Yes	Yes	Free	C	Unix related		
GENAVL	Plain	◊		AFMC, CTL, probabilistic		Yes	Yes	Yes	Yes	Free	Java	Windows and Unix related		
HPM4E	Plain	HPM4E		Assertions		Yes	No	No	No	Free	HPM4E	Linux, Windows, MacOS		
Java PathFinder	Plain and timed	Java		assertions		Yes	Yes	No	No	NCSA	Java	MacOS, Windows, Linux		
LLVM/CL	Code analysis	C, C++, all languages supported by LLVM		Assertions		Yes	No	No	No	RUSC	C/C++	Windows and Unix related		
LTSIAF	Plain	AFSP		LTL		Yes	Yes	No	Yes	Free	Java	Windows and Unix related		
LTSMiner	Plain, Real-time	Promela, μCRL, mCRL2, DVE Input Language		probabilistic LTL, CTL*	SB, DE	Yes	No	No	No	Free	C, C++	Unix, MacOS, Windows		
MCMAS	Plain, Probabilistic	ISPL		CTL, CTLX		Yes	Yes	No	Yes	Free	C++	Unix, Windows, MacOS		
mCRL2	Plain, Real-time	mCRL2		mCRL2 mu-calculus	SB, BB, ME, STE, WTE	Yes	Yes	No	Yes	Free	C++	MacOS, Linux, Solaris, Windows		
MPMC	Real-time, Probabilistic	Plain MC		CSL, CSLL, PCTL, PCTL	SB	Yes	No	No	No	Free	C	Windows, Linux, MacOS		
Mugshot	Plain	SMT		CTL, LTL, PSL		Yes	No	No	No	Free	C	Unix, Windows, MacOS		
Ubuntu OpenMP G Analyser	offers symbolicalization with API control	C/C++ programs with OpenMP directives		logic predicates or flexible procedures through API		Yes	Yes	No	Yes	Free	C, C++	Ubuntu, Linux, Windows version available soon		
PAT	Plain, Real-time, Probabilistic	CSP, Timed CSP, Process Algebra CSP		LTL, Assertions		Yes	Yes	Yes	Yes	Free	C	Windows, other OS with Mono		
PRISM	Probabilistic	PEPA, PRISM language, Plain MC		DSL, PLTL, PCTL		Yes	Yes	No	No	Free	C#, Java	Windows, Linux, MacOS		
Praxico TestGen	Hybrid	Simulink/Stateflow				Yes	Yes	Yes	No	Non-free	Commercial use only	SML	Windows, Linux	
REDiF	Dense-time, Linear hybrid, Fully symbolic	communicating timed automata (CTA), linear hybrid automata (LHA)		TCTL with fairness assumptions, CTA with fairness assumptions	timed simulation, fair simulation	Yes	Yes	Yes	Yes	Free	C/C++	Ubuntu, Linux		
SATASolver	Code analysis	C, C++		Assertions		Yes	Yes	No	No	Free	C++	Windows and Unix related		
SLMC	Plain	probabilistic		CSL		Yes	No	No	No	Free	OCaml	Windows and Unix related		
SPIN	Plain	Promela		LTL		Yes	Yes	No	Yes	RUSC	C, C++	Windows and Unix related		
Spinif	Plain	Petri nets, DVE Input Language		LTL, PSL, subset		Yes	No	No	No	Free	C, C++	Unix & related		
TAPASL	Real-time	Timed-Arc Petri nets, age invariants, inhibitor arcs, transport arcs		TCTL subset		Yes	Yes	Yes	Yes	Free	C#, Java	MacOS, Windows, Linux		
TAPAS	Plain	DSP		CTL, probabilistic	SB, WB, BB, STE, WTE, me, DE	Yes	Yes	Yes	Yes	Free	Java	Windows, MacOS and Unix related		
UPPAAL	Real-time	Timed automata, C subset		TCTL subset		Yes	Yes	Yes	Yes	RUSC	C++, Java	MacOS, Windows, Linux		
ROMEO	Real-time	Time Petri Nets, stopwatch parametric Petri nets		TDTL subset		Yes	Yes	Yes	No	Free	C++, Java	MacOS, Windows, Linux		
TLC	Plain	TLA+, PlusCal		TLA		Yes	Yes	Yes	No	Free	Java	Windows, Linux		

LOTOS


Proces ako “black box” a jeho porty




PP1[a,b,c,d,e,f,g]



PP1[a,b,c,d,e,f,g] |[a,d,g] PP2[a,b,c,d,e,f,g]



```
process Max3 [in1, in2, in3, out] :=
    hide mid in
        (Max2[in1, in2, mid]
         | [mid] |
         Max2[mid, in3, out]
         )
    where ...
endproc (* Max3 *)
```



NAME	SYNTAX
inaction	stop
action prefix	
- unobservable (internal)	i ; B
- observable	g; B
choice	B1 B2
parallel composition	
- general case	B1 [g₁, ..., g_n] B2
- pure interleaving	B1 B2
- full synchronization	B1 B2
hiding	hide g₁, ..., g_n in B
process instantiation	p [g₁, ..., g_n]
successful termination	exit
sequential composition (enabling)	B1 >> B2
disabling	B1 > B2

$B \xrightarrow{x} B'$


G	denote the set of <i>user-definable</i> gates;
g, g_1, \dots, g_n	range over G ;
i	denote the unobservable action;
Act	denote the set $G \cup \{i\}$ of <i>user definable</i> actions;
μ	range over Act .
δ	be the successful termination action
G^+	be the set $G \cup \{\delta\}$ of observable actions
g^+	range over G^+
Act^+	be the set $Act \cup \{\delta\}$ of actions
μ^+	range over Act^+ .

$$\frac{\mu; B \longrightarrow \mu \rightarrow B}{\mu; B}$$

$$\frac{\begin{array}{c} B_1 \dashv \mu^+ \rightarrow B_1' \\[1ex] B_2 \dashv \mu^+ \rightarrow B_2' \end{array}}{\begin{array}{c} \text{implies} \\[1ex] \text{implies} \end{array}} \quad \frac{\begin{array}{c} B_1 \amalg B_2 \dashv \mu^+ \rightarrow B_1' \\[1ex] B_1 \amalg B_2 \dashv \mu^+ \rightarrow B_2' \end{array}}{\begin{array}{c} B_1 \amalg B_2 \dashv \mu^+ \rightarrow B_1' \\[1ex] B_1 \amalg B_2 \dashv \mu^+ \rightarrow B_2' \end{array}}$$

a; b; c; **stop** $\dashv a \rightarrow$ b; c; **stop**

a; b; c; **stop** $\dashv a \rightarrow$ b; c; **stop**
implies
a; b; c; **stop** \amalg b; a; c; **stop** $\dashv a \rightarrow$ b; c; **stop**



A simple, full-duplex buffer

```

process duplex-buffer [in-a, in-b, out-a, out-b] :=
    in-a;    (in-b;  ( out-a; out-b; stop
                      [] out-b; out-a; stop)
                  [] out-a; in-b; out-b; stop)
    []    in-b;  (in-a;  ( out-a; out-b; stop
                      [] out-b; out-a; stop)
                  [] out-b; in-a; out-a; stop)
endproc

```

$B1 \mid [g_1, \dots, g_n] \mid B2$



$S = [g_1, \dots, g_n]$

$B1 \neg\mu \rightarrow B1'$ and $\mu \notin S$ *implies* $B1|S|B2 \neg\mu \rightarrow B1|S|B2$

$B2 \neg\mu \rightarrow B2'$ and $\mu \notin S$ *implies* $B1|S|B2 \neg\mu \rightarrow B1|S|B2'$

$B1 \neg g^+ \rightarrow B1'$ and $B2 \neg g^+ \rightarrow B2'$
and $g^+ \in S \cup \{\delta\}$ *implies* $B1|S|B2 \neg g^+ \rightarrow B1'|S|B2'$

'Max2[in1, in2, mid] ||[mid]| Max2[mid, in3, out]'



```
process reusable-simplex-buffer [in, out] :=
    in; out; reusable-simplex-buffer [in, out]
endproc
```

```
process same-simplex-buffer [in, out] :=
    in; same-simplex-buffer [out, in]
endproc
```


$B1 - \mu \rightarrow B1'$ *implies* $B1 >> B2 - \mu \rightarrow B1' >> B2$

$B1 - \delta \rightarrow B1'$ *implies* $B1 >> B2 - i \rightarrow B2$

$B1 - \mu \rightarrow B1'$ *implies* $B1 [> B2 - \mu \rightarrow B1' [> B2$

$B1 - \delta \rightarrow B1'$ *implies* $B1 [> B2 - \delta \rightarrow B1'$

$B2 - \mu^+ \rightarrow B2'$ *implies* $B1 [> B2 - \mu^+ \rightarrow B2'$



```
Process Max3-Spec [in1, in2, in3, out] :=  
    in1;  ( in2, in3, out, stop  
            [] in3, in2, out, stop )  
    [] in2; ( in1, in3, out, stop  
            [] in3, in1, out, stop )  
    [] in3; ( in1, in2, out, stop  
            [] in2, in1, out, stop )  
endproc
```



```
Process Max3 [in1, in2, in3, out] :=
```

```
    hide mid in
```

```
        (Max2[in1, in2, mid] ||[mid]| Max2[mid, in3, out])
```

```
where
```

```
    process Max2 [a, b, c] :=  
        a; b; c; stop  
        []  
        b; a; c; stop  
    endproc  
endproc
```



Specification Max3 [in1, in2, in3, out]:noexit

```
type natural is
    sorts nat
    opns zero: → nat
        succ: nat → nat
        largest: nat, nat → nat
    eqns ofsort nat
        forall x:nat
            largest(zero, x) = x
            largest(x, y) = largest(y, x)
            largest(succ(x), succ(y)) = succ(largest(x, y))
endtype (* natural *)
```

behaviour

```
hide mid in
    (Max2[in1, in2, mid] ||[mid]| Max2[mid, in3, out])
```

where


```
process Max2[a, b, c] : noexit :=
    a ?x:nat; b ?y:nat; c !largest(x,y); stop
    []
    b ?y:nat; a ?x:nat; c !largest(x,y); stop
endproc (*Max2*)
```

```
endspec (*Max3*)
```


CADP


- Formal specification languages
- Verification paradigms:
 - Model checking (modal μ -calculus)
 - Equivalence checking (bisimulations)
 - Visual checking (graph drawing)
- Verification techniques:
 - Reachability analysis
 - On-the-fly verification
 - Compositional verification
 - Distributed verification
 - Static analysis
- Other features:
 - Step-by-step simulation
 - Rapid prototyping
 - Test-case generation
 - Performance evaluation

TAPAS



TAPAS





Model Checking...


BillBen.tpj


- Processes
- Systems
 - Sys


Formulae		
Enable	Property Name	Formula
<input checked="" type="checkbox"/>	Sys_specification	$(\langle play? \rangle [work!] \langle \tau \rangle true) \wedge (\langle work! \rangle [play?] \langle \tau \rangle true)$
<input checked="" type="checkbox"/>	Prop1	$[work!, play?] true$
<input checked="" type="checkbox"/>	Prop2	$\forall (true) \{work!, play?\} U (\forall X \{\tau\} \neg \exists X \{*\} true)$
<input checked="" type="checkbox"/>	Deadlock_Freedom	$\forall G \{*\} \langle * \rangle true$
<input checked="" type="checkbox"/>	Livelock_freedom	$\neg \exists F \{*\} \forall G \{*\} \langle \tau \rangle true$


Sys			
Sys_specification	$(\langle play? \rangle [work!] \langle \tau \rangle true) \wedge (\langle work! \rangle [play?] \langle \tau \rangle true)$	Yes	0.0020 s
Prop1	$[work!, play?] true$	Yes	0.0 s
Prop2	$\forall (true) \{work!, play?\} U (\forall X \{\tau\} \neg \exists X \{*\} true)$	Yes	0.0 s
Deadlock_Freedom	$\forall G \{*\} \langle * \rangle true$	No	0.0010 s
Livelock_freedom	$\neg \exists F \{*\} \forall G \{*\} \langle \tau \rangle true$	Yes	0.0010 s

Open Check Reset Clear












```
Countdown -> start!.Countdown_5
Countdown_5 -> tick!.Countdown_4 + stop?.nil
Countdown_4 -> tick!.Countdown_3 + stop?.nil
Countdown_3 -> tick!.Countdown_2 + stop?.nil
Countdown_2 -> tick!.Countdown_1 + stop?.nil
Countdown_1 -> tick!.Countdown_0 + stop?.nil
Countdown_0 -> beep!.nil + stop?.nil
```



UPAALL

- Timed Automata
- Simulation
- Verification





C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier


Project


- Declarations
- + Door
- + User
- System declarations


```
pool activated1, activated2;
urgent chan pushed1, pushed2;
urgent chan closed1, closed2;


Door1 = Door(activated1, pushed1, closed1, closed2);
Door2 = Door(activated2, pushed2, closed2, closed1);
User1 = User(activated1, pushed1);
User2 = User(activated2, pushed2);


system Door1, Door2, User1, User2;
```











C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Query

```
A[] not (Door1.open and Door2.open)
```

Comment

```
Mutex: The two doors are never open at the same time.
```

Status

```
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
sat: Scenario
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
A[] not (Door1.open and Door2.open)
Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
```

Check
Insert
Remove
Comments

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query

```
A[] (Door1.opening imply User1.w<=31) and
(Door2.opening imply User2.w<=31)
```

Comment

```
Bounded Liveness: A door will open within 31 seconds.
```

Status

```
Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
E<> Door1.open
Verification/kernel/elapsed time used: 0s / 0s / 0s,
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s,
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s,
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query

```
E<> Door2.open
```

Comment

```
Door 2 can open.
```

Status

```
Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
E<> Door1.open
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query

```
A[] not deadlock
```

Comment

```
The system is deadlock-free.
```

Status

```
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.
A[] not deadlock
Verification/kernel/elapsed time used: 0,016s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 840KB / 24 684KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\train-gate.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier


Project


- Declarations
- + Train
- + Gate
- System declarations


```
/*
 * For more details about this example, see
 * "Automatic Verification of Real-Time Communicating Systems by Constraint Solving",
 * by Wang Yi, Paul Pettersson and Mats Daniels. In Proceedings of the 7th International
 * Conference on Formal Description Techniques, pages 223-238, North-Holland. 1994.
 */


const int N = 6;           // # trains
typedef int[0,N-1] id_t;


chan      appr[N], stop[N], leave[N];
urgent chan go[N];
```




















C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\train-gate.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
E<> Gate.Occ
E<> Train(0).Cross
E<> Train(1).Cross
E<> Train(0).Cross and Train(1).Stop
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)
A[] forall (i : id_t) forall (j : id_t) Train(i).Cross && Train(j).Cross imply i == j
A[] Gate.list[N] == 0

Train(0).Appr --> Train(0).Cross
```

Check
Insert
Remove
Comments

Query

```
E<> Train(0).Cross and Train(1).Stop
```

Comment

```
Train 0 can be crossing bridge while Train 1 is waiting to cross.
```

Status

```
Verification/kernel/elapsed time used: 0,016s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 840KB / 24 684KB.
Property is satisfied.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
E<> Gate.Occ
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 012KB / 24 992KB.
Property is satisfied.
E<> Train(0).Cross
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 032KB / 25 016KB.
Property is satisfied.
E<> Train(0).Cross and Train(1).Stop
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 044KB / 25 032KB.
Property is satisfied.
```

C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\train-gate.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier

Overview

```
E<> Gate.Occ
E<> Train(0).Cross
E<> Train(1).Cross
E<> Train(0).Cross and Train(1).Stop
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)

A[] forall (i : id_t) forall (j : id_t) Train(i).Cross ==> Train(j).Cross imply i == j
A[] Gate.list[N] == 0

Train(0).Appr --> Train(0).Cross
```

Check
Insert
Remove
Comments

Query

```
Train(0).Appr --> Train(0).Cross
```


Comment


```
Whenever a train approaches the bridge, it will eventually cross.
```


Status

```
Resident/virtual memory usage peaks: 6 012KB / 24 992KB.
Property is satisfied.
E<> Train(0).Cross
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 032KB / 25 016KB.
Property is satisfied.
E<> Train(0).Cross and Train(1).Stop
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 044KB / 25 032KB.
Property is satisfied.
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)
Verification/kernel/elapsed time used: 0,094s / 0,015s / 0,109s.
Resident/virtual memory usage peaks: 6 460KB / 25 736KB.
Property is satisfied.
Train(0).Appr --> Train(0).Cross
Verification/kernel/elapsed time used: 0,5s / 0,063s / 0,562s.
Resident/virtual memory usage peaks: 7 216KB / 27 192KB.
Property is satisfied.
```

TAPAAL







Select Mode: Click/drag to select objects; drag to move them

