

Modely konkurentných systémov

Formálne metódy tvorby softvéru

Damas Gruska

Katedra aplikovanej informatiky, I20, gruska@fmph.uniba.sk

Prednáška 12.

CCS, syntax

Dané Act a procesové premenné X, Y, Z, \dots

Množina CCS termov:

$P ::=$	Nil	prázdny proces
	X	procesová premenná
	$x.P$	$x \in Act$ operácia prefixu
	$P + Q$	nedeterministický výber P alebo Q
	$P Q$	paralelná kompozícia
	$P \setminus L$	reštrikcia $L \subseteq A$
	$P[f]$	premenovanie funkciou $f : A \rightarrow A$
	$\mu X P$	rekurzia X je procesová premenná

Premonovávacia funkcia: $f : Act \rightarrow Act$ taká, že
 $f(\bar{a}) = \overline{f(a)}$, $f(\tau) = \tau$.

CCS, operačná sémantika

$$\frac{}{x.P \xrightarrow{x} P}$$

$$\frac{P \xrightarrow{x} P'}{P + Q \xrightarrow{x} P', Q + P \xrightarrow{x} P'}$$

$$\frac{P \xrightarrow{u} P'}{P \mid Q \xrightarrow{u} P' \mid Q, Q \mid P \xrightarrow{u} Q \mid P'}$$

$$\frac{P \xrightarrow{a} P', Q \xrightarrow{\bar{a}} Q'}{P \mid Q \xrightarrow{\tau} P' \mid Q'}$$

$$\frac{P \xrightarrow{x} P'}{P \setminus L \xrightarrow{x} P' \setminus L}, (x, \bar{x} \notin L)$$

$$\frac{P \xrightarrow{x} P'}{P[f] \xrightarrow{f(x)} P'[f]}$$

$$\frac{P[\mu XP/X] \xrightarrow{x} P'}{\mu XP \xrightarrow{x} P'}$$

Bisimulácia

Dva procesy sa správajú **rovnako**, ak to, čo vie urobiť jeden vie urobiť aj druhý a výsledné procesy sa opäť správajú **rovnako**.

Definition

Binárna relácia $S \subseteq CCS \times CCS$ je (silná) bisimulácia, ak

$(P, Q) \in S$ implikuje

- 1) ak $P \xrightarrow{x} P'$ tak existuje Q' také, že $Q \xrightarrow{x} Q'$ a platí $(P', Q') \in S$
- 2) ak $Q \xrightarrow{x} Q'$ tak existuje P' také, že $P \xrightarrow{x} P'$ a platí $(P', Q') \in S$

Slabá bisimulácia

Definition

Binárna relácia $S \subseteq CCS \times CCS$ je slabá bisimulácia, ak $(P, Q) \in S$ implikuje pre každé $x \in Act$

- 1) ak $P \xrightarrow{x} P'$ tak existuje Q' také, že $Q \xrightarrow{\hat{x}} Q'$ a platí $(P', Q') \in S$
- 2) ak $Q \xrightarrow{x} Q'$ tak existuje P' také, že $P \xrightarrow{\hat{x}} P'$ a platí $(P', Q') \in S$

Stopová ekvivalencia

Dva procesy sú stopovo ekvivalentné (\sim_{trace}) ak majú rovnaké stopy (stopa/trace procesu je postupnosť akcií, ktorú vie vykonať).

$$Tr(P) = \{s \mid s \in Act^* \text{ také, že } P \xrightarrow{s}\}$$


$$Tr(Nil) = \{\epsilon\}$$

$$Tr(a.(.b.Nil + c.Nil)) = \{\epsilon, a, ab, ac\}$$


Definition

$$P \sim_{trace} Q \text{ iff } Tr(P) = Tr(Q)$$



Iné ekvivalencie



Petriho siete




Časové automaty





Name	Model Checking			Equivalence checking		DUI				Availability	
	has models, stores	memory states	Priority states	supported languages	Code exec. generated	SA	Symbolic abstraction	Source exec. available	Source exec.	Programming language used	Platforms
AFMC#	Approximate Probabilistic	Reactive modules	PCTL, PLTL		No	Yes	No	No	FUSC	C	Unix & related
ARC#	Plain	Altafika	μ-calculus CTL*		Yes	Yes	No	No	FUSC	AVR C	Unix & related
BANDRA#	Code analysis	Java	CTL, LTL		Yes	Yes	Yes	Yes	Free	Java	Windows and Unix related
BLAST	Code analysis	C	Monitor automata		Yes	No	No	No	Free	OCaml	Windows and Unix related
CADENCE SMV#	Plain	Cadence SMV, SMV, VMLog	CTL, LTL		Yes	Yes	No	No	FUSC	?	Windows and Unix related
CADP	Probabilistic	LOTOS, FSP, LOTOS NT	AFMC	SB, WB, SB, OE, STE, WTE, SE, SW/E	Yes	Yes	Yes	Yes	FUSC	?	MacOS, Linux, Solaris, Windows
CBMC#	Code analysis	C, C++	Assertions		Yes	Yes	No	No	Free	C++	Windows and Unix related
CPAchecker#	Code analysis	C	Monitor automata		Yes	Yes	No	Yes	Free	Java	Any
CWB-NC#	Plain and Timed	CCS, CSP, LOTOS, TCCS	AFMC, CTL, GCTL	SB, WB, no, ME	Yes	Yes	No	No	FUSC	SWL	Windows and Unix related, MacOS
DRIVER#	Timed	Ada, C, C++, Java, VHDL, Verilog	LTL, MTL		No	Yes	Yes	Yes	Non-free/Commercial use only	?	Windows and Unix related
DIVINE Tool#	Plain	DVE input language, GD++ (via LLVM backend), Timed automata	LTL		Yes	Yes	No	Yes	Free	C/C++	Unix, Windows
DREAM	Real-time	C++, Timed automata	Monitor automata		Yes	No	No	No	Free	C++	Windows and Unix related
Edinburgh CWB#	Plain	CCS, TCCS, SOCS	μ-calculus	SB, WB, SB, no, MC, OE	Yes	No	No	No	FUSC	SWL	Windows and Unix related
EmbeddedVerdict#	Hybrid	Simulink/Simulink/TargetLink	Monitor automata		Yes	Yes	Yes	Yes	Non-free/Commercial use only	?	Windows
Espresso#	Hybrid		AFMC, CTL	SB, OE	No	Yes	No	No	Free	C/Verilog	Unix related
FoTTool#	Plain	PC2	?	SB, WB, SB	Yes	No	Yes	Yes	Free	?	Unix related
GEAR#	Plain	?	AFMC, CTL, μ-calculus		Yes	Yes	Yes	Yes	Free	Java	Windows and Unix related
InfProc#	Plain	Isabel	Assertions		No	No	No	No	Free	Haskell	Linux, Windows, Mac OS
Java PathFinder	Plain and timed	Java	Assertions		No	Yes	No	No	SCGA	Java	MacOS, Windows, Linux
LLMC#	Code analysis	C (C++, all languages supported by LLVM)	Assertions		Yes	No	No	No	FUSC	C++	Windows and Unix related
LTSA#	Plain	FSP	LTL		Yes	Yes	No	Yes	Free	Java	Windows and Unix related
LTSmin#	Plain, Real-time	Proneta, μCRL, mCRL2, DVE Input Language	μ-calculus, LTL, CTL*	SB, SB	Yes	No	No	No	Free	C, C++	Unix, MacOSX, Windows
MCMAS#	Plain, Epistemic	ISPL	CTL, CTL*		Yes	Yes	No	Yes	Free	C++	Unix, Windows, Mac OS
mCRL2	Plain, Real-time	mCRL2	mCRL2 μ-calculus	SB, SB, PC, STE, WTE	Yes	Yes	No	Yes	Free	C++	MacOS, Linux, Solaris, Windows
MRMC	Real-time, Probabilistic	Plain MC	DSL, CSL, PCTL, PRCTL	SB	No	No	No	No	Free	C	Windows, Unix, MacOS
NSMV	Plain	SMV	CTL, LTL, PSL		Yes	No	No	No	Free	C	Unix, Windows, MacOSX
OpenMP C Analyzer#	software symbolic simulation with API control	C/C++ programs with OpenMP directives	logic predicates or flexible procedures through API		Yes	Yes	No	Yes	Free	C, C++	Ubuntu Linux, Windows version available soon
PAT	Plain, Real-time, Probabilistic	CSPM, Timed CSP, Probabilistic CSP	LTL, Assertions		Yes	Yes	Yes	Yes	Free	C#	Windows, other OS with Mono
PRISM	Probabilistic	PRISM, PRISM language, Plain MC	DSL, PLTL, PCTL		No	Yes	No	No	Free	C++, Java	Windows, Unix, MacOS
Reedyx Tester#	Hybrid	Simulink/Dataflow	?		No	Yes	Yes	No	Non-free/Commercial use only	SWL	Windows, Linux
RED#	dense-time, linear hybrid, fully symbolic	communicating timed automata (CTA), linear-hybrid automata (LHA)	TCTL with fairness assumptions, CTA with fairness assumptions	linear simulation, fair simulation	Yes	Yes	Yes	Yes	Free	C/C++	Ubuntu Linux
SATMG#	Code analysis	C, C++	Assertions		Yes	Yes	No	No	Free	C++	Windows and Unix related
SLMC#	Plain	μ-calculus	GCL		Yes	No	No	No	Free	OCaml	Windows and Unix related
SPIN	Plain	Proneta	LTL		Yes	Yes	No	Yes	FUSC	C, C++	Windows and Unix related
Spin#	Plain	Plain nets, DVE Input Language	LTL, PSL, subset		Yes	No	No	No	Free	C, C++	Unix & related
TAPAAL	Real-time	Timed Act Petri nets, age invariants, inhibitor arcs, transport arcs	TCTL, subset		No	Yes	Yes	Yes	Free	C#, Java	MacOS, Windows, Linux
TAPA	Plain	CCSP	CTL, μ-calculus	SB, WB, SB, STE, WTE, no, ME, OE	Yes	Yes	Yes	Yes	Free	Java	Windows, MacOS and Unix related
UPPAAL	Real-time	Timed automata, C subset	TCTL, subset		Yes	Yes	Yes	Yes	FUSC	C++, Java	MacOS, Windows, Linux
UPECO	Real-time	Time Petri nets, stopwatch parametric Petri nets	TCTL, subset		Yes	Yes	Yes	No	Free	C++, Isabelle	MacOS, Windows, Linux
TLC	Plain	TLA+, PlusCal	TLA		Yes	Yes	Yes	No	Free	Java	Windows, Linux

LOTOS


Proces ako “black box” a jeho porty



PP1[a,b,c,d,e,f,g]




PP1[a,b,c,d,e,f,g] |[a,d,g] PP2[a,b,c,d,e,f,g]



```

process Max3 [in1, in2, in3, out] :=
  hide mid in
    (Max2[in1, in2, mid]
    | [mid] |
    Max2[mid, in3, out]
    )
  where ...
endproc (* Max3 *)

```



NAME	SYNTAX
inaction	stop
action prefix	
- unobservable (internal)	i ; B
- observable	g ; B
choice	B1 B2
parallel composition	
- general case	B1 g₁, ..., g_n B2
- pure interleaving	B1 B2
- full synchronization	B1 B2
hiding	hide g₁, ..., g_n in B
process instantiation	P [g₁, ..., g_n]
successful termination	exit
sequential composition (enabling)	B1 >> B2
disabling	B1 [> B2

$$B \xrightarrow{x} B'$$

G	denote the set of <i>user-definable</i> gates;
g, g_1, \dots, g_n	range over G ;
i	denote the unobservable action;
Act	denote the set $G \cup \{i\}$ of <i>user definable</i> actions;
μ	range over Act .
δ	be the successful termination action
G^+	be the set $G \cup \{\delta\}$ of observable actions
g^+	range over G^+
Act^+	be the set $\text{Act} \cup \{\delta\}$ of actions
μ^+	range over Act^+ .


=====
 $\mu;B \xrightarrow{\mu} B$
=====

=====
B1 $\neg\mu^+ \rightarrow B1'$ *implies* B1 [] B2 $\neg\mu^+ \rightarrow B1'$
B2 $\neg\mu^+ \rightarrow B2'$ *implies* B1 [] B2 $\neg\mu^+ \rightarrow B2'$
=====

a; b; c; stop $\neg a \rightarrow$ **b; c; stop**

a; b; c; stop $\neg a \rightarrow$ **b; c; stop**
implies

a; b; c; stop [] **b; a; c; stop** $\neg a \rightarrow$ **b; c; stop**



A simple, full-duplex buffer

```

process duplex-buffer [in-a, in-b, out-a, out-b] :=
    in-a; (in-b; ( out-a; out-b; stop
                [] out-b; out-a; stop)
        [] out-a; in-b; out-b; stop)
    [] in-b; (in-a; ( out-a; out-b; stop
                [] out-b; out-a; stop)
        [] out-b; in-a; out-a; stop)
endproc

```

$B1 \parallel [g_1, \dots, g_n] \parallel B2$

$S = [g_1, \dots, g_n]$

$B1 \neg\mu \rightarrow B1'$ and $\mu \notin S$

implies

$B1|S|B2 \neg\mu \rightarrow B1|S|B2$

$B2 \neg\mu \rightarrow B2'$ and $\mu \notin S$

implies


$B1|S|B2 \neg\mu \rightarrow B1|S|B2'$

$B1 \neg g^+ \rightarrow B1'$ and $B2 \neg g^+ \rightarrow B2'$
and $g^+ \in S \cup \{\delta\}$

implies

$B1|S|B2 \neg g^+ \rightarrow B1'|S|B2'$

'Max2[in1, in2, mid] |[mid]| Max2[mid, in3, out]'



```
process reusable-simplex-buffer [in, out] :=  
    in; out; reusable-simplex-buffer [in, out]  
endproc
```

```
process same-simplex-buffer [in, out] :=  
    in; same-simplex-buffer [out, in]  
endproc
```

$B1 \neg\mu \rightarrow B1'$

implies

$B1 \gg B2 \neg\mu \rightarrow B1' \gg B2$

$B1 \neg\delta \rightarrow B1'$

implies

$B1 \gg B2 \neg i \rightarrow B2$

$B1 \neg\mu \rightarrow B1'$

implies

$B1 [> B2 \neg\mu \rightarrow B1' [> B2$

$B1 \neg\delta \rightarrow B1'$


implies

$B1 [> B2 \neg\delta \rightarrow B1'$

$B2 \neg\mu^+ \rightarrow B2'$

implies

$B1 [> B2 \neg\mu^+ \rightarrow B2'$




```

Process Max3-Spec [in1, in2, in3, out] :=
  in1; ( in2, in3, out, stop
        [] in3, in2, out, stop )
  [] in2; ( in1, in3, out, stop
           [] in3, in1, out, stop )
  [] in3; ( in1, in2, out, stop
           [] in2, in1, out, stop )
endproc

```

```

Process Max3 [in1, in2, in3, out] :=

```

```

  hide mid in

```

```

    (Max2[in1, in2, mid] |[mid]| Max2[mid, in3, out])

```

```

where

```

```

  process Max2 [a, b, c] :=

```

```

    a; b; c; stop

```

```

    []

```

```

    b; a; c; stop

```

```



  endproc

```

```

endproc

```



Specification Max3 [in1, in2, in3, out]:noexit

type natural **is**

sorts nat

opns zero: \rightarrow nat

succ: nat \rightarrow nat

largest: nat, nat \rightarrow nat

eqns **ofsort** nat

forall x:nat

largest(zero, x) = x

largest(x, y) = largest(y, x)

largest(succ(x), succ(y)) = succ(largest(x, y))

endtype (* natural *)

behaviour

hide mid **in**

(Max2[in1, in2, mid] |[mid]| Max2[mid, in3, out])

where

process Max2[a, b, c] : **noexit** :=

a ?x:nat; b ?y:nat; c !largest(x,y); **stop**

[]

b ?y:nat; a ?x:nat; c !largest(x,y); **stop**


endproc (*Max2*)

endspec (*Max3*)


CADP


- Formal specification languages
- Verification paradigms:
 - Model checking (modal μ -calculus)
 - Equivalence checking (bisimulations)
 - Visual checking (graph drawing)
- Verification techniques:
 - Reachability analysis
 - On-the-fly verification
 - Compositional verification
 - Distributed verification
 - Static analysis
- Other features:
 - Step-by-step simulation
 - Rapid prototyping
 - Test-case generation
 - Performance evaluation

TAPAS



TAPAS





Model Checking...

BillBen.tpj

- Processes
- Systems
 - Sys

Formulae

Enable	Property Name	Formula
<input checked="" type="checkbox"/>	Sys_specification	$(\langle \text{play?} \rangle [\text{work!}] \langle \text{tau} \rangle \text{true}) \wedge (\langle \text{work!} \rangle [\text{play?}] \langle \text{tau} \rangle \text{true})$
<input checked="" type="checkbox"/>	Prop1	$[\text{work!}, \text{play?}] \text{true}$
<input checked="" type="checkbox"/>	Prop2	$\forall (\text{true}) \{ \text{work!}, \text{play?} \} U (\forall X \{ \text{tau} \} \rightarrow \exists X \{ * \} \text{true})$
<input checked="" type="checkbox"/>	Deadlock_Freedom	$\forall G \{ * \} \langle * \rangle \text{true}$
<input checked="" type="checkbox"/>	Livelock_freedom	$\neg \exists F \{ * \} \forall G \{ * \} \langle \text{tau} \rangle \text{true}$

Sys

Property Name	Formula	Result	Time
Sys_specification	$(\langle \text{play?} \rangle [\text{work!}] \langle \text{tau} \rangle \text{true}) \wedge (\langle \text{work!} \rangle [\text{play?}] \langle \text{tau} \rangle \text{true})$	Yes	0.0020 s
Prop1	$[\text{work!}, \text{play?}] \text{true}$	Yes	0.0 s
Prop2	$\forall (\text{true}) \{ \text{work!}, \text{play?} \} U (\forall X \{ \text{tau} \} \rightarrow \exists X \{ * \} \text{true})$	Yes	0.0 s
Deadlock_Freedom	$\forall G \{ * \} \langle * \rangle \text{true}$	No	0.0010 s
Livelock_freedom	$\neg \exists F \{ * \} \forall G \{ * \} \langle \text{tau} \rangle \text{true}$	Yes	0.0010 s

Open Check Reset Clear

Equivalence Checker...

Element 1

- Buffer.tpj
 - Processes
 - Systems
 - Wrong_Sys
 - Sys

Element 2

- Buffer.tpj
 - Processes
 - Systems
 - Wrong_Sys
 - Sys

Equivalence: **Bisimulation** ▼


- Paige-Tarjan
- Kannelakis-Smolka
- Kannelakis-Smolka 2
- Weak Bisimulation

Results

```
-Wrong_Sys  
-Sys  
are not equivalent because:  
Wrong_Sys satisfies:  
  <<error!>>>true  
  
while Sys satisfies:  
  [[error!]]false
```

Run




Close







is

7





Countdown -> start!.Countdown_5
Countdown_5 -> tick!.Countdown_4 + stop?.nil
Countdown_4 -> tick!.Countdown_3 + stop?.nil
Countdown_3 -> tick!.Countdown_2 + stop?.nil
Countdown_2 -> tick!.Countdown_1 + stop?.nil
Countdown_1 -> tick!.Countdown_0 + stop?.nil
Countdown_0 -> beep!.nil + stop?.nil




UPAALL

- Timed Automata
- Simulation
- Verification



- Project
- Declarations
 - Door
 - User
- System declarations

Name: Door Parameters: bool &activated, urgent chan &pushed, urgent chan &closed1, urgent chan &closed2



C:\Documents and Settings\Daso\Plocha\Software\uppaal-4.1.15\demo\2doors.xml - UPPAAL

File Edit View Tools Options Help


Editor Simulator ConcreteSimulator Verifier

Name: User Parameters: bool &activated, urgent chan &pushed

Project

- Declarations
- Door
- User
- System declarations

```
stateDiagram-v2
    state idle
    state unnamed
    unnamed --> idle : pushed!
    idle --> unnamed : !activated
    unnamed : w=0
```



Examine dynamic behavior of system

Enabled Transitions

User1
User2

Next Reset

activated1 = 0
activated2 = 0
Door1.x ≥ 0
Door2.x ≥ 0
User1.w ≥ 0
User2.w ≥ 0
Door1.x = Door2.x
Door2.x = User1.w
User1.w = User2.w
User2.w = Door1.x





Simulation Trace

(idle, idle, idle, idle)

Trace File:

Prev Next Replay
Open Save Random

Slow Fast



Door1 Door2 User1 User2

idle idle idle idle



Enabled Transitions

User2
 pushed1: User 1 → Door1

Next Reset

activated1 = 0
 activated2 = 0
 Door1.x ≥ 0
 Door2.x ≥ 0
 User1.w = 0
 User2.w ≥ 0
 Door1.x = Door2.x
 Door2.x = User2.w
 User2.w = Door1.x






Simulation Trace

(idle, idle, idle, idle)
 User 1
 (idle, idle, -, idle)

Trace File:

Prev Next Replay
 Open Save Random

Slow Fast





Enabled Transitions

User2
 closed2: Door2 → Door1

Next Reset

activated1 = 1
 activated2 = 0
 Door1.x ≥ 0
 Door2.x ≥ 0
 User1.w = 0
 User2.w ≥ 0
 Door1.x = Door2.x
 Door2.x = User2.w
 User2.w = Door1.x






Simulation Trace

(idle, idle, idle, idle)
 User1
 (idle, idle, -, idle)
 pushed1: User1 → Door1
 (wait, idle, idle, idle)

Trace File:

Prev Next Replay
 Open Save Random

Slow Fast





Enabled Transitions

- pushed2: User2 → Door2
- closed2: Door2 → Door1

Next Reset

activated1 = 1
 activated2 = 0
 Door1.x ≥ 0
 Door2.x ≥ 0
 User1.w = 0
 User2.w = 0
 Door1.x = Door2.x
 User1.w = User2.w

Simulation Trace






```
(idle, idle, idle, idle)
User 1
(idle, idle, -, idle)
pushed1: User 1 → Door 1
(wait, idle, idle, idle)
User 2
(wait, idle, idle, -)
```

Trace File:

Prev Next Replay

Open Save Random

Slow Fast





Enabled Transitions

- closed1: Door 1 → Door 2
- closed2: Door 2 → Door 1

Next Reset

activated1 = 1
 activated2 = 1
 Door1.x ≥ 0
 Door2.x ≥ 0
 User1.w = 0
 User2.w = 0
 Door1.x = Door2.x
 User1.w = User2.w

Simulation Trace





```

(idle, idle, idle, idle)
User 1
(idle, idle, -, idle)
pushed1: User 1 → Door 1
(wait, idle, idle, idle)
User 2
(wait, idle, idle, -)
pushed2: User 2 → Door 2
(wait, wait, idle, idle)
    
```

Trace File:

Prev Next Replay
 Open Save Random

Slow Fast





Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query

```
A[] not (Door1.open and Door2.open)
```

Comment

Mutex. The two doors are never open at the same time.

Status

(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
sat: Scenario
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
A[] not (Door1.open and Door2.open)
Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.



Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```



Check
Insert
Remove
Comments

Query

```
A[] (Door1.opening imply User1.w<=31) and
(Door2.opening imply User2.w<=31)
```

Comment

Bounded Liveness: A door will open within 31 seconds.

Status

Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
E<> Door1.open
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.



Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query

```
E<> Door2.open
```

Comment

Door 2 can open.

Status

Verification/kernel/elapsed time used: 0s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 680KB / 24 396KB.
Property is satisfied.
E<> Door1.open
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.



Overview

```
A[] not (Door1.open and Door2.open)
A[] (Door1.opening imply User1.w<=31) and (Door2.opening imply User2.w<=31)
E<> Door1.open
E<> Door2.open
Door1.wait --> Door1.open
Door2.wait --> Door2.open
A[] not deadlock
```

Check
Insert
Remove
Comments

Query


```
A[] not deadlock
```


Comment

The system is deadlock-free.

Status

Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 692KB / 24 408KB.
Property is satisfied.
A[] (Door 1.opening imply User 1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 788KB / 24 576KB.
Property is satisfied.
A[] (Door 1.opening imply User 1.w<=31) and (Door2.opening imply User2.w<=31)
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 5 792KB / 24 584KB.
Property is satisfied.
A[] not deadlock
Verification/kernel/elapsed time used: 0,016s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 840KB / 24 684KB.
Property is satisfied.








- Project
- Declarations
- Train
- Gate
- System declarations

Name: Gate Parameters:





Enabled Transitions

- appr[0]: Train(0) → Gate
- appr[1]: Train(1) → Gate
- appr[2]: Train(2) → Gate
- appr[3]: Train(3) → Gate
- appr[4]: Train(4) → Gate
- appr[5]: Train(5) → Gate








Next Reset

Simulation Trace

(Safe, Safe, Safe, Safe, Safe, Safe, Free)

```

Gate.list[0] = 0
Gate.list[1] = 0
Gate.list[2] = 0
Gate.list[3] = 0
Gate.list[4] = 0
Gate.list[5] = 0
Gate.list[6] = 0
Gate.len = 0
Train(0).x ≥ 0
Train(1).x ≥ 0
Train(2).x ≥ 0
Train(3).x ≥ 0
Train(4).x ≥ 0
Train(5).x ≥ 0
Train(0).x = Train(1).x
Train(1).x = Train(2).x
Train(2).x = Train(3).x
Train(3).x = Train(4).x
Train(4).x = Train(5).x
Train(5).x = Train(0).x
    
```



Trace File:

Prev Next Replay
Open Save Random

Slow Fast

Train(0) Train(1) Train(2) Train(3) Train(4) Train(5) Gate
Safe Safe Safe Safe Safe Safe Free



Enabled Transitions

- Train(1)
- appr[0]: Train(0) → Gate
- appr[2]: Train(2) → Gate
- appr[3]: Train(3) → Gate
- appr[4]: Train(4) → Gate
- appr[5]: Train(5) → Gate

Next Reset

Simulation Trace








(Safe, Safe, Safe, Safe, Safe, Safe, Free)
 appr[1]: Train(1) → Gate
 (Safe, Appr, Safe, Safe, Safe, Safe, Occ)

Trace File:

Prev Next Replay
 Open Save Random

Slow Fast

Gate.list[0] = 1
 Gate.list[1] = 0
 Gate.list[2] = 0
 Gate.list[3] = 0
 Gate.list[4] = 0
 Gate.list[5] = 0
 Gate.list[6] = 0
 Gate.len = 1
 Train(0).x ≥ 0
 Train(1).x ∈ [0,20]
 Train(2).x ≥ 0
 Train(3).x ≥ 0
 Train(4).x ≥ 0
 Train(5).x ≥ 0
 Train(0).x = Train(2).x
 Train(1).x ≤ Train(0).x
 Train(2).x = Train(3).x
 Train(3).x = Train(4).x
 Train(4).x = Train(5).x
 Train(5).x = Train(0).x



Train(0) Train(1) Train(2) Train(3) Train(4) Train(5) Gate
 Safe Appr Safe Safe Safe Safe Occ



Editor Simulator ConcreteSimulator Verifier

Enabled Transitions

stop[tail(0)]: Gate → Train(0)

Next Reset

```

Gate.list[0] = 1
Gate.list[1] = 0
Gate.list[2] = 0
Gate.list[3] = 0
Gate.list[4] = 0
Gate.list[5] = 0
Gate.list[6] = 0
Gate.len = 2
Train(0).x = 0
Train(1).x ∈ [0,20]
Train(2).x ≥ 0
Train(3).x ≥ 0
Train(4).x ≥ 0
Train(5).x ≥ 0
Train(1).x ≤ Train(2).x
Train(2).x = Train(3).x
Train(3).x = Train(4).x
Train(4).x = Train(5).x
Train(5).x = Train(2).x
    
```

Simulation Trace

```








(Safe, Safe, Safe, Safe, Safe, Safe, Free)
appr[1]: Train(1) → Gate
(Safe, Appr, Safe, Safe, Safe, Safe, Occ)
appr[0]: Train(0) → Gate
(Appr, Appr, Safe, Safe, Safe, Safe, -)
    
```

Trace File:

Prev Next Replay

Open Save Random

Slow Fast



Train(0) Train(1) Train(2) Train(3) Train(4) Train(5) Gate

Appr Appr Safe Safe Safe Safe -



Editor Simulator ConcreteSimulator Verifier

Enabled Transitions

- Train(1)
- appr[2]: Train(2) → Gate
- appr[3]: Train(3) → Gate
- appr[4]: Train(4) → Gate
- appr[5]: Train(5) → Gate

Next Reset

Simulation Trace

- (Safe, Safe, Safe, Safe, Safe, Safe, Free)
- appr[1]: Train(1) → Gate
- (Safe, Appr, Safe, Safe, Safe, Safe, Occ)
- appr[0]: Train(0) → Gate
- (Appr, Appr, Safe, Safe, Safe, Safe, -)
- stop[tail(0)]: Gate → Train(0)
- (Stop, Appr, Safe, Safe, Safe, Safe, Occ)








Trace File:

Prev Next Replay
Open Save Random

Slow Fast

```

Gate.list[0] = 1
Gate.list[1] = 0
Gate.list[2] = 0
Gate.list[3] = 0
Gate.list[4] = 0
Gate.list[5] = 0
Gate.list[6] = 0
Gate.len = 2
Train(0).x ∈ [0,20]
Train(1).x ∈ [0,20]
Train(2).x ≥ 0
Train(3).x ≥ 0
Train(4).x ≥ 0
Train(5).x ≥ 0
Train(0).x - Train(1).x ∈ [-20,
Train(1).x ≤ Train(2).x
Train(2).x = Train(3).x
Train(3).x = Train(4).x
Train(4).x = Train(5).x
Train(5).x = Train(2).x
    
```



Train(0) Train(1) Train(2) Train(3) Train(4) Train(5) Gate
 Stop Appr Safe Safe Safe Safe Occ



Enabled Transitions

stop[tail(0)]: Gate → Train(5)

Next Reset

```

Gate.list[0] = 1
Gate.list[1] = 0
Gate.list[2] = 5
Gate.list[3] = 0
Gate.list[4] = 0
Gate.list[5] = 0
Gate.list[6] = 0
Gate.len = 3
Train(0).x ∈ [0,20]
Train(1).x ∈ [0,20]
Train(2).x ≥ 0
Train(3).x ≥ 0
Train(4).x ≥ 0
Train(5).x ≥ 0
Train(0).x - Train(1).x ∈ [-20,
Train(1).x ≤ Train(2).x
Train(2).x = Train(3).x
Train(3).x = Train(4).x
Train(4).x = Train(2).x
    
```

Simulation Trace

```








(Safe, Safe, Safe, Safe, Safe, Safe, Free)
appr[1]: Train(1) → Gate
(Safe, Appr, Safe, Safe, Safe, Safe, Occ)
appr[0]: Train(0) → Gate
(Appr, Appr, Safe, Safe, Safe, Safe, -)
stop[tail(0)]: Gate → Train(0)
(Stop, Appr, Safe, Safe, Safe, Safe, Occ)
appr[5]: Train(5) → Gate
(Stop, Appr, Safe, Safe, Safe, Appr, -)
    
```

Trace File:

Prev Next Replay

Open Save Random

Slow Fast



Train(0) Train(1) Train(2) Train(3) Train(4) Train(5) Gate

Stop Appr Safe Safe Safe Appr -



Enabled Transitions

- Train(1)
- appr[2]: Train(2) → Gate
- appr[3]: Train(3) → Gate
- appr[4]: Train(4) → Gate

Next Reset

Simulation Trace

- (Safe, Safe, Safe, Safe, Safe, Safe, Free)
- appr[1]: Train(1) → Gate
- (Safe, Appr, Safe, Safe, Safe, Safe, Occ)
- appr[0]: Train(0) → Gate
- (Appr, Appr, Safe, Safe, Safe, Safe, -)
- stop[tail(0)]: Gate → Train(0)
- (Stop, Appr, Safe, Safe, Safe, Safe, Occ)
- appr[5]: Train(5) → Gate
- (Stop, Appr, Safe, Safe, Safe, Appr, -)
- stop[tail(0)]: Gate → Train(5)
- (Stop, Appr, Safe, Safe, Safe, Stop, Occ)








Trace File:

Prev Next Replay
Open Save Random

Slow Fast

```

Gate.list[0] = 1
Gate.list[1] = 0
Gate.list[2] = 5
Gate.list[3] = 0
Gate.list[4] = 0
Gate.list[5] = 0
Gate.list[6] = 0
Gate.len = 3
Train(0).x ∈ [0, 20]
Train(1).x ∈ [0, 20]
Train(2).x ≥ 0
Train(3).x ≥ 0
Train(4).x ≥ 0
Train(5).x ∈ [0, 20]
Train(0).x - Train(1).x ∈ [-20, 20]
Train(1).x ≤ Train(2).x
Train(2).x = Train(3).x
Train(3).x = Train(4).x
Train(4).x = Train(5).x
Train(5).x - Train(0).x ∈ [-20, 20]
    
```



Train(0) Train(1) Train(2) Train(3) Train(4) Train(5) Gate
 Stop Appr Safe Safe Safe Stop Occ



Overview

```
E<> Gate.Occ
E<> Train(0).Cross
E<> Train(1).Cross
E<> Train(0).Cross and Train(1).Stop
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)

A[] forall (i : id_t) forall (j : id_t) Train(i).Cross && Train(j).Cross imply i == j
A[] Gate.list[N] == 0

Train(0).Appr --> Train(0).Cross
```

Check
Insert
Remove
Comments

Query

```
E<> Train(0).Cross and Train(1).Stop
```

Comment

Train 0 can be crossing bridge while Train 1 is waiting to cross.

Status

```
Verification/kernel/elapsed time used: 0,016s / 0s / 0,016s.
Resident/virtual memory usage peaks: 5 840KB / 24 684KB.
Property is satisfied.
Disconnected.
Established direct connection to local server.
(Academic) UPPAAL version 4.1.15 (rev. 5265), April 2013 -- server.
E<> Gate.Occ
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 012KB / 24 992KB.
Property is satisfied.
E<> Train(0).Cross
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 032KB / 25 016KB.
Property is satisfied.
E<> Train(0).Cross and Train(1).Stop
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 044KB / 25 032KB.
Property is satisfied.
```




Overview

```
E<> Gate.0cc
E<> Train(0).Cross
E<> Train(1).Cross
E<> Train(0).Cross and Train(1).Stop
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)

A[] forall (i : id_t) forall (j : id_t) Train(i).Cross && Train(j).Cross imply i == j
A[] Gate.list[N] == 0

Train(0).Appr --> Train(0).Cross
```



Check
Insert
Remove
Comments

Query

Train(0).Appr --> Train(0).Cross


Comment

Whenever a train approaches the bridge, it will eventually cross.

Status

```
Resident/virtual memory usage peaks: 6 012KB / 24 992KB.
Property is satisfied.
E<> Train(0).Cross
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 032KB / 25 016KB.
Property is satisfied.
E<> Train(0).Cross and Train(1).Stop
Verification/kernel/elapsed time used: 0s / 0s / 0s.
Resident/virtual memory usage peaks: 6 044KB / 25 032KB.
Property is satisfied.
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)
Verification/kernel/elapsed time used: 0,094s / 0,015s / 0,109s.
Resident/virtual memory usage peaks: 6 460KB / 25 736KB.
Property is satisfied.
Train(0).Appr --> Train(0).Cross
Verification/kernel/elapsed time used: 0,5s / 0,063s / 0,562s.
Resident/virtual memory usage peaks: 7 216KB / 27 192KB.
Property is satisfied.
```

TAPPAAL



Select Mode: Click/drag to select objects; drag to move them

TAPAAL 2.0.0: New Petri net 1.xml

New Petri net 1.xml

Components

IntroExample

Start 0.0

TAPAAL 2.0.0

Query name: Target Reachable

Extra number of tokens: 2

Query (click on the part of the query you want to change)

EF IntroExample.Target=1

Quantification

(EF) There exists some reachable marking that satisfies:

(EG) There exists a trace on which every marking satisfies:

(AF) On all traces there is eventually a marking that satisfies:

(AG) All reachable markings satisfy:

Logic

Predicates

IntroExample

P1 = 0

Editing

Search Strategy

Heuristic Search Depth First Search

Breadth First Search Random Search

Trace Options

Some encountered trace

No trace

Verification Method

Choose verification method: TAPAAL Engine (verifytapn)


Use Symmetry Reduction

Use Discrete Inclusion


Target

Edit Remove Add

Drawing Mode: Click on a button to start adding components to the Editor



Select Mode: Click/drag to select objects; drag to move them



Animation Mode: Red transitions are enabled, click a transition to fire it

